Design Engineer

Expired
Company:  Lattice Semiconductor
Location: San Jose
Closing Date: 26/10/2024
Hours: Full Time
Type: Permanent
Job Requirements / Description
Lattice Overview:
There is energy here…energy you can feel crackling at any of our international locations. It’s an energy generated by enthusiasm for our work, for our teams, for our results, and for our customers. Lattice is a worldwide community of engineers, designers, and manufacturing operations specialists in partnership with world-class sales, marketing, and support teams, who are developing programmable logic solutions that are changing the industry. Our focus is on R&D, product innovation, and customer service, and to that focus, we bring total commitment and a keenly sharp competitive personality.

 

Energy feeds on energy. If you flourish in a fast paced, results-oriented environment, if you want to achieve individual success within a “team first” organization, and if you believe you can contribute and succeed in a demanding yet collegial atmosphere, then Lattice may well be just what you’re looking for.

Responsibilities & Skills:
Job Title:
Design Engineer

 

Location:
San Jose, California

 

Position Duties:
As a senior member of our technical staff, the Design Engineer will lead our effort in delivering The Design Engineer will perform FPGA design and methodology and will work with cross-functional teams to roll out products from concept to final system.

 

Key duties include:
1. Lead team to develop systems on FPGA with a focus on industrial automation and robotics
2. Develop micro and macro architecture of system with soft-IP cores
3. Deliver functional spec and test plan
4. Mentor team on technical issues related to the implementation of a system
5. Perform RTL design and FPGA bring-up
6. Use working knowledge of common protocols such as AHB-L, AXI, USB, SPI, I2C, UART, Ethernet etc.
7. Use understanding of embedded C/C++.

 

Minimum Requirements:

MSEE or related field

5 years of experience

Prior experience to include:
• Verilog-RTL development
• RTL simulation/Verification
• one or more high speed protocols (Ethernet, PCIe)
• Embedded processor
• FPGA system bring-up and validation
• HW/SW Co-design and verification
• Board schematic review
• Clock Domain Crossing (CDC)
• Timing closure using FPGA design tools

Benefits:
Salary: $204,901/year (Employer will pay or exceed the prevailing wage as determined by the U.S. Department of Labor)

 

Lattice recognizes that employees are its greatest asset and the driving force behind success in a highly competitive, global industry.  Lattice continually strives to provide a comprehensive compensation and benefits program to attract, retain, motivate, reward and celebrate the highest caliber employees in the industry.

 

Lattice is an international, service-driven developer of innovative low cost, low power programmable design solutions.  Our global workforce, some 800 strong, shares a total commitment to customer success and an unbending will to win.  For more information about how our ,  and programmable   devices help our customers unlock their innovation, visit .  You can also follow us via , , or . At Lattice, we value the diversity of individuals, ideas, perspectives, insights and values, and what they bring to the workplace.  Applications are welcome from all qualified candidates.

 

Lattice

Feel the energy.

Lattice Semiconductor
  • Similar Jobs

  • Physical Design Engineer

    Cupertino
    View Job
  • Silicon Design Engineer

    Santa Clara
    View Job
  • Silicon Design Engineer

    San Jose
    View Job
  • Silicon Design Engineer

    Santa Clara
    View Job
  • Silicon Design Engineer

    Santa Clara
    View Job
An unhandled exception has occurred. See browser dev tools for details. Reload 🗙